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Abstract—We present the calculation of noise expressions of low 
voltage amplifiers by applying symbolic nodal analysis and using 
nullors. The nullor equivalents of the MOSFETs include only the 
dominant parasitic elements in order to generate a simplified 
symbolic noise expression, which provides a good insight to 
improve the design of low voltage amplifiers. The generated 
symbolic noise expressions are compared with HSPICE 
simulations, so that one can appreciate the good agreement with 
our proposed symbolic noise analysis approach. 
I. INTRODUCTION 
In analog integrated circuit (IC) design, the challenges are 
oriented to provide high performances for analog signal 
processing applications. This can be possible by designing low 
voltage and low power ICs [1], with minimum noise and 
distortion, for instance. 
The design of analog ICs can be improved by combining 
numerical simulation with symbolic approaches [2]. In fact, 
symbolic analysis has been applied to compute the noise of 
CMOS compatible analog ICs [3]. However, that symbolic 
approach can be enhanced by reducing the order of the system 
of equations when considering only dominant circuit-
elements, as already shown in [2], [4], [5]. Further-more, for 
small matrices (up to order 12), the symbolic expression can 
be generated by applying Boolean logic operations [6], instead 
of using determinant decision diagrams [2]. In this manner, the 
goal of this paper is to show the application of symbolic nodal 
analysis (NA) [4]-[5], to generate simplified behavioral 
models of analog ICs using nullors [7]. In particular, we focus 
on low voltage amplifiers from one to three stages [1],[8]-[10]. 
It can be appreciated that the use of the nullor allows us to 
eliminate many non-dominant parasitic elements, while the 
main advantage of analyzing nullor-circuits is to apply only 
NA, for the formulation stage [2]. 
In section II, we summarize the formulation by using 
nullors. In section III, low voltage amplifiers are analyzed 
using nullor equivalents. The analyses include the calculation 
of symbolic noise expressions for one, two and three stages 
amplifiers. Finally, in section IV the conclusions are shown. 
 
  
(a)   (b) 
Figure 1. Nullor equivalent of the (a) MOSFET, and (b) independent 
voltage source. 
II. FORMULATION BY USING NULLORS 
The nullor equivalents of several active devices can be 
found in [2]-[5]. For the MOSFET, the nullor equivalent 
including the parasitic gate-source and gate-drain capacitors, 
output conductance and trans-conductance, is shown in Fig. 
1(a) [2].  
The nullator and the norator are quite useful to perform 
symbolic analysis by applying only NA, as already shown in 
[2]-[5]. In this manner, the independent voltage source is 
transformed to a current source, as shown in Fig. 1(b) [2], in 
order to model all circuit elements by using nullors [4]. 
Henceforth, the NA formulation method is summarized as 
follows [5]: 
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Step 1: Describe the interconnection relationships of 
norators Pj, nullators Oj, and admittances by generating tables 
including names and nodes. 
 
Step 2: Calculate indexes associated to set row and column 
to group grounded and floating admittances: 
(a) ROW: Contains all nodes ordered by applying the norator 
property whose nodes (m,n) are virtually short-circuited. 
These indexes are used to fill vector i and the admittance 
matrix Y. 
(b) COL: Contains all nodes ordered by applying the nullator 
property whose nodes (m,n) are virtually   short-circuited. 
These indexes are used to fill vector v and the admittance 
matrix Y. 
(c) Admittances: They are grouped into two tables: Table A 
includes all nodes (ordered), and in each node is the sum of all 
admittances connected to it. Table B includes all floating 
admittances and its nodes (m,n). 
 
Step 3: Use sets ROW and COL to fill vectors i and v, 
respectively. To fill Y: if in Table A a node is included in 
ROW and COL, introduce that admittance(s) in Y at position 
(ROW index, COL index). For each admittance in Table B, 
search the node m in ROW and n in COL (do the same but 
search n in ROW and m in COL), if both nodes exist the 
admittance is introduced in Y at position (ROW index, COL 
index), and it is negative.  
Let’s consider the common source amplifier with a 
resistive load shown in Fig. 2(a) [1]. By using the nullor 
equivalents of Fig. 1, the nullor circuit is shown in Fig. 2(b), 
where the input (In) is a voltage signal (vin). In the 
formulation, the sets COL and ROW are: COL ={(1,2,3),(4)}, 
and ROW={(1),(3,4)}. The indexes of the admittances are 
given in Table A and B. 
The admittance matrix is filled by performing a Cartesian 
product between COL and ROW sets [3], leading to the 
formulation given by (1). The solution for the voltage gain is 
given by (2). Other one stage amplifiers are the non-inverting 
shown in Fig. 3(a), and the differential pair shown in Fig. 3(b) 
[1]. For the differential pair, its nullor equivalent is shown in 
Fig. 4. The formulation generates an admittance matrix of 
order 5×5, and the exact gain is given by (3). 
 
 
                      (a)                 (b)            
Figure 2. (a) Common source amplifier with resistive load, and 
(b) its nullor equivalent. 
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Table A Table B 
Nodes Admittances 
1 1 
2 sCgs+sCgd 
3 gm 
4 sCgd+gL+go 
 
Floating 
admittances 
Nodes 
sCgd (2,4) 
 
 
III. SYMBOLIC NOISE ANALYSIS APPROACH 
In this section we show the calculation of the output noise 
expressions for low voltage amplifiers. For the input referred 
noise and noise figure, one can apply the expressions derived 
in [2], [3]. The derived noise expressions are compared with 
Hspice simulations using the level zero Spice 2 models. 
 
(a)
(b) 
Figure 3. (a) Noninverting, and (b) differential amplifier. 
 
   (3) 
 
The flicker and thermal noise are expressed as follows [3]: 
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Figure 4. Nullor equivalent from Fig. 3(b). 
 
By substituting the MOSFET from Fig. 2(a) using Fig. 
1(a), eliminating capacitors and including noise sources, we 
get Fig. 5. 
 
 
 
Figure 5. Equivalent circuit from Fig. 2(a) for noise analysis. 
 
 
In this case, the noise source ( _______2 1MIn ) can be represented 
by two components: one for thermal and the second for flicker 
noise. Meanwhile, the resistor includes its thermal noise 
source. The sets ROW and COL are: ROW={(1,2)}, COL 
={(2)}. This circuit generates the equation:  
 
[gL]2[V1,2]= [
_______
2 1MIn +
_______
2RLIn ]  
 
Furthermore, the output noise voltage is given by (4). 
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The output noise can be expressed by (6). 
 
 
 
 
 
 
 
 
Figure 6. Noise responses for Fig. 2(a). 
 
 Comparing (4) with HSPICE simulations, we obtain the 
graph of Fig. 6. It can be observed the response given by the 
evaluation of the symbolic noise expression. The differential 
pair shown in Fig. 3(b), has the nullor equivalent for noise 
analysis shown in Fig. 7. It generates the following system of 
equations: 
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Figure 7. Equivalent circuit for Fig. 3(b). 
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Comparing the responses obtained with the evaluation of 
the symbolic expression and HSPICE, we obtain Fig. 8.  
 
 
 
Figure 8. Responses of Hspice and the symbolic expression. 
 
In Fig. 9 is shown a three stages amplifier. Its equivalent 
circuit for noise analysis is shown in Fig. 10.  
 
 
 
Figure 9. Uncompensated three stages amplifier. 
 
 
 
Figure 10. Equivalent circuit of the uncompensated amplifier 
 
This circuit equivalent generates an admittance matrix of 
order 5×5, which can be easily solved by applying [6]. The 
output noise can be expressed by (7). Finally, the comparison 
between HSPICE and the evaluation of the symbolic 
expression is given in Fig. 11.  
As a result, from Figs. 6, 8 and 11, we can conclude on 
the suitability of applying our proposed symbolic noise 
analysis approach for low voltage amplifiers. The main 
advantage is the application of only nodal analysis, while the 
formulation generates reduced equations which can be solved 
by [6]. 
 
 
 
Figure 11. Response for uncompensated amplifier. 
 
IV. SYMBOLIC NOISE ANALYSIS APPROACH 
It was shown the usefulness of using nullor equivalents to 
generate symbolic noise expressions in low voltage amplifiers. 
The proposed approach can be implemented within an 
environment of analog IC design automation, in order to get 
an insight on the dominant noise sources for circuit 
optimization. As it can be appreciated, the order of the 
admittance matrices is low, so that one is able to compute 
other symbolic expressions and sensitivities in low 
computational cost. It is worthy to mention that the reduced 
formulation depends on the inclusion of those dominant 
parasitic elements, which is a future work to compute 
simplified behavioral models of analog integrated circuits.  
Besides, the suitability of the proposed symbolic noise 
approach was demonstrated by comparing the generated 
symbolic expressions with HSPICE simulations, which are in 
good agreement. 
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